Abstract: This paper addresses the voltage imbalance problem of the dc-link capacitors in multilevel power converters. Considering the five-level diode-clamped converter, a mathematical analysis of the capacitor voltage difference dynamics is carried out. It leads to a new problem statement that relates the voltage balancing objective to a problem of ensuring the practical stability of a nonlinear system in the presence of disturbances. Then, exploiting the properties and knowledge of the disturbance patterns, a novel and simple controller is presented. Simulation results are included to validate the performance of the proposed controller.
INTRODUCTION
Since the topology of the diode-clamped converter (DCC), also known as neutral-point-clamped converter, was proposed in the early 80's by Nabae et al. [1981] , multilevel power converters are being increasingly employed in the industry, mainly in high-power applications (Kouro et al. [2010] ). Bi-directional power flow, near sinusoidal currents and high efficiency are some of the attractive features that these power conversion systems present.
Each phase of a multilevel converter can generate more that two different voltage levels. Thus, compared with the conventional two-level converter, the generated voltages have more possible steps to approach the sinusoidal waveforms, reducing in this way the harmonic distortion (Rodríguez et al. [2009] ). Nevertheless, the increase of the number of voltage levels leads to a higher complexity of the converter structure. Moreover, additional dc-link capacitors are also required in some topologies such as the DCC. Concerning these capacitors, the balancing of their voltages according to an operating point is one of the mayor technical challenges of the multilevel converters.
The phenomenon of the dc-link capacitor voltage imbalance, besides deteriorating the performance of the system, can even cause the operational failure of the converter. Focusing on the five-level DCC, topology considered in this paper and illustrated in Fig. 1 , the capacitor voltages tend to rise or fall in an uncontrolled way due to the different capacitor charging times during instantaneous active power transfers. Besides, considering conventional modulation techniques, this converter presents some theoretical and practical limits (Marchesoni and Tenca [2001] , Saeedifard et al. [2007] ), for which an equal capacitor voltage sharing is not possible in all the operating conditions.
To overcome the problem, several approaches have been considered in the last years. Most of them include addi- tional power hardware (Shu et al. [2013] , Shukla et al. [2008] ), representing a significant increase in the converter cost. Others are based on the use of non-conventional modulation strategies to guarantee the capacitor voltage balancing (Saeedifard et al. [2009] , Busquets-Monge et al. [2008] ) and require higher computational time.
This paper studies the voltage imbalance problem, based on a model of the five-level DCC, carrying out a mathematical analysis of the capacitor voltage difference dynamics. Considering some practical assumptions, the analysis leads to an approximated model that contains several sinusoidal functions of time. These functions are treated as periodic disturbances produced by some external generator. In this manner, it is shown that the problem of the capacitor voltage imbalance can be addressed as a problem of ensuring the regulation of the variables of a nonlinear system subject to exogenous disturbances. Then, 9th IFAC Symposium on Nonlinear Control Systems Toulouse, France, September 4-6, 2013 ThA2.3 a novel voltage balance controller based on the preliminary analysis worked out is presented. The salient feature of the proposed controller is that it enables voltage balancing with no requirements for auxiliary circuitry, and with reduced computational cost as well.
The outline of the paper is the following. In Section 2, the model of the five-level DCC is described. Afterwards, the control objective addressed in this paper is stated in Section 3. Section 4 is devoted to the analysis of the converter dynamics, while the design and implementation of the proposed controller is shown in Section 5. The simulation results obtained applying the proposed control law are discussed in Section 6. Finally, some conclusions are drawn in Section 7.
MODEL OF THE CONVERTER
The rectifier operation mode of the five-level DCC is the setup considered in this paper. Figure 2 shows a schematic diagram of this configuration, whose primary application is to derive dc power from an ac source or from the grid. The dc link is composed of capacitors C 1 , C 2 , C 3 and C 4 , all of identical capacitance C. Their voltages are represented by v c1 , v c2 , v c3 and v c4 , respectively. The phase currents are denoted by i a , i b and i c , and the phase voltages are defined by v sa , v sb and v sc .
In order to describe the converter dynamics, the model of the DCC presented in Portillo et al. [2005] is adopted. This model describes, in αβγ orthogonal coordinates, the dynamics of the phase currents and of the total dc-link voltage, as well as those of the dc-link capacitor voltage differences. For this purpose, the voltage differences
are introduced in the modeling process. Notice that, in this continuous model, the control inputs are defined by δ α , δ β and δ γ . They represent the averaged values in a switching period of the gating signals of the converter power switches. In addition, the phase currents are transformed into i α and i β , and the phase voltages into v α and v β .
Focusing on the variation over the time of the voltage difference variables, when some terms present in the model are grouped, the following expressions are derived Fig. 3 . Practically stable system with respect to parameters a and b.
where g ij for i = 1, 2, 3, and j = 0, 1, 2, 3, are nonlinear functions. These complicated functions depend on the phase currents and on the control inputs δ α and δ β . Therefore,
for i = 1, 2, 3, and j = 0, 1, 2, 3. The exact expressions of these functions can be consulted in Portillo et al. [2005] and are omitted in this paper for brevity.
CONTROL OBJECTIVE: PRACTICAL STABILITY
With the purpose of coping with the voltage imbalance problem of the dc-link capacitors, the following control objective defined in relation to the voltage difference variables (1)-(3) is stated:
1. The voltage difference variables v d1 , v d2 and v d3 should be regulated to avoid the uncontrolled rise or fall of the dc-link capacitor voltages.
This control objective is related to the practical stability of the system, concept introduced by Lasalle and Lefschetz [1961] and also referred to as ultimate boundedness. Note that the control objective can be addressed as a problem of assuring that the response of the system to given stimuli is contained within certain specified bounds. In other words, variables v d1 , v d2 and v d3 should be controlled, remaining within a domain defined by a ball centered at zero, ∀t. Definition 1. A system is said to be practically stable if there exist positive constants b and c, independent of t 0 ≥ 0, and for every a ∈ (0, c),
where x ∈ R n is the state of the system. Figure 3 illustrates this type of stability in terms of trajectory behavior.
Nonetheless, other control requirements of the system should be also fulfilled. Thereby, the instantaneous active and reactive powers, denoted by p and q, respectively, and defined in a three-phase circuit by
should track their references, described by p * and q * . Besides, the total dc-link voltage, denoted by v dc , should be regulated towards the constant reference v * dc . In the rest of the paper it is assumed that there exist certain controllers that deal with the regulation of the instantaneous powers and of the total dc-link voltage. Specifically, the control inputs δ α and δ β as well as p * are used by these controllers to this end.
ANALYSIS OF THE DYNAMICS OF THE DC-LINK CAPACITOR VOLTAGE DIFFERENCES
This section is devoted to study the system (4)-(6), analyzing in detail functions (7), in order to provide a better understanding of the behavior of the DCC. The following assumptions are considered in the analysis. Assumption 1. The instantaneous power dynamics are much faster than both total dc-link voltage and capacitor voltage difference dynamics.
This assumption is related to an approach based on different time scales and leads to consider in the analysis that the instantaneous powers have been regulated around their references, that is,
Assumption 2. The total dc-link voltage has been properly regulated and can be approximated by its steady-state reference as follows
Under this assumption, it is supposed that after certain period of time the total dc-link voltage v dc has achieved its reference, regardless of the behavior of the variables v d1 , v d2 and v d3 . In this way, it is also assumed that the capacitor voltage differences are bounded, so during the transient state of v dc the trajectories of v d1 v d2 and v d3 have not escaped to infinity. It is important to mention that when v dc has achieved its reference, the instantaneous active power reference can be approximated by
Summarizing, when these assumptions are taken into account, it leads to study functions (7) focusing on a specific operating point of the system, which is defined by the references p * , q * and v * dc . The procedure to deduce the final expressions of (7) is similar to the one presented in Umbría et al. [2009] for the three-level DCC and leads to define the functions ω ij (t) = g ij ss ≃ µ ij sin (3 · 2πf t + θ ij ) + η ij , (15) for i = 1, 2, 3, and j = 0, 1, 2, 3. The subscript ss indicates the condition of steady state of the system. Parameters µ ij 
Resistive load (R) 120 Ω and θ ij are the amplitudes and phases of the sinusoidal terms of functions ω ij (t), and η ij are their mean values. They all depend on the particular values of p * , q * and v * dc . Furthermore, the frequency of the sinusoidal terms of functions ω ij (t) corresponds with the triple frequency of the ac-source frequency, denoted by f , which is also the frequency of the phase voltages.
As a result, introducing in (4)-(6) the practical assumptions considered, and assuming that the dc-link capacitor voltage differences are close to zero, the dynamics of v d1 , v d2 and v d3 can be expressed as
where δ γ is the control input of the system. Notice that the dynamics of the state variables v d1 , v d2 and v d3 of this approximated model are decoupled.
Application example 1.
Consider the values of the system parameters shown in Table 1 . Note that the instantaneous reactive power reference is set to zero in order to achieve unity power factor, and that the steady-state reference of the instantaneous active power can be approximated by (14) . In this specific operating point, the behavior of functions (15) is depicted in Fig. 4 . Most of these functions present a sinusoidal behavior, having they all the same frequency, while the rest are constant functions.
Remark 1. The analysis has resulted in an approximated model (16)- (18), which presents only the control input δ γ to regulate the variables v d1 , v d2 and v d3 , whose dynamics are decoupled. Besides, the system of equations (16)- (18) is not controllable. For instance, given an initial state of v d1 , v d2 and v d3 , these variables can not be driven to some other state and being kept indefinitely in the new state. To see this, notice that δ γ can not be defined to provide a solution tov d1 = 0,v d2 = 0 andv d3 = 0 at the same time. Hence, guaranteeing the asymptotic stability of the origin of the system is not possible, and the practical stability of the system is consequently the purposed control objective.
The approximated model contains also several sinusoidal functions of time, which are defined by (15) . In what follows, these functions are assumed to be external disturbances. In this way, the cardinal results obtained in Table 1. this section lead to relate the capacitor voltage balancing objective to a problem of ensuring the practical stability of the variables of the nonlinear system (16)-(18) subject to known exogenous disturbances (15). This novel problem statement is considered in this paper to design the voltage balance controller, making use of the special features of the disturbances.
CONTROLLER DESIGN AND IMPLEMENTATION
In order to practically stabilize the voltage difference variables, the proposed control law to apply at certain sampling instant t o is described by
where T is the period defined by
Constant ρ is a design parameter, and δ γ1 and δ γ2 are constant values to be chosen. It is worth stressing that T is defined to coincide with the period of the sinusoidal terms of the disturbances (15), which is known. The total time intervals when the values δ γ1 and δ γ2 are applied during a period are defined, respectively, by t γ1 and t γ2 . With the aim of implementing this control law, which is focused on a particular system operating point given by p * , q * and v * dc , several off-line steps should be carried out. Remark 2. The motivation for the control law is the following. There exists an only control input to deal with three variables with decoupled dynamics (16)-(18). It suggests to use δ γ to control any variable (of some of them) during some periods of time and to use it to control the rest of the variables (or the remaining one) in the spare time. As can be seen in (19), the selection of the control values to apply in each time instant is based on the evaluation of ω 31 (t). This choice is motivated by the fact that, when δ γ is small, ω 31 (t) multiples δ γ in (18), and this term is the δ γ -dependent dominant term of the equation. Notice that the corresponding terms in (16) and (17), that is, the disturbances ω 11 (t) and ω 21 (t), are constants. In view of this, it is reasonable to control v d3 when ω 31 is large and control the other variables when the contrary occurs.
Voltage difference variations during a period T
In the first controller design step, the net variation of v d1 , v d2 and v d3 during a period T , based on the application of (19), is analyzed as a function of δ γ1 and δ γ2 . = 0 for i = 1, 2, 3, which are denoted, respectively, by A, B and C.
Integrating first (16) and (17) from t o to t o + T , it yields the expressions
for i = 1, 2. Parameter λ is a positive constant that depends on the specific value of ρ (defined in (19)) chosen. For the variable v d3 , the equation obtained by integrating (18) is described by
Then, these expressions are solved for the particular situation △v di | to+T to = 0 for i = 1, 2, 3. Thereby, the pairs of control values δ γ1 and δ γ2 that make that the variation of the dc-link capacitor voltage differences remains constant during a specific period T , defined by (20) and identical to the period of the sinusoidal terms of the disturbances (15), are computed.
Application example 2.
Consider the values of the system parameters shown in Table 1 that lead to the behavior of the disturbances (15) depicted in Fig. 4 . Selecting parameter ρ of (19) in such a way that time intervals t γ1 and t γ2 are set as = 0 for i = 1, 2, 3, are illustrated in Fig. 5 , denoted by A, B and C, respectively. These three curves delimit certain areas in the control input space, which are numbered from one to eight in the figure. According to Table 2 , the selection of a couple of values δ γ1 and δ γ2 in a particular area causes distinct effect in the variables △v di | to+T to for i = 1, 2, 3, since the areas are based on a partition of the control input space such that each subset provides a different set of signs of these variables.
Generation of the look-up table for δ γ
In this last off-line step, a look-up table for control input δ γ is created. This table consists of a set of couples of control values δ γ1 and δ γ2 and is created selecting a particular pair of values for each one of the eight areas described in Table  2 , resulting of solving expressions (21) and (22).
Implementation of the control law
The implementation of the control law is simple and presents lower computational cost than other voltage balancing strategies. It is based on the on-line evaluation of the signs of the variables v d1 , v d2 and v d3 each certain sampling period T (20), which is equal to the period of the sinusoidal terms of the disturbances (15). Depending on the signs of these three variables, the specific couple δ γ1 and δ γ2 of the look-up table that produces the opposite effect to that marked by the signs of v d1 , v d2 and v d3 in the variables △v di | to+T to for i = 1, 2, 3, is selected. Then, control law (19) is applied. The process is repeated each sampling period of time.
SIMULATION RESULTS
The evaluation results of the five-level DCC usefulness under the proposed voltage balancing strategy are shown in this section. For this purpose, the equations that describe the converter dynamics (Portillo et al. [2005] ) together with the voltage balance controller have been implemented in Simulink under MATLAB environment, carrying out a simulation in discrete time with sampling time set to 200 µs. The controllers presented in Vázquez et al. [2008] have been also included in the system with the goal of regulating the instantaneous powers and the total dc-link voltage. The values of the system parameters considered are summarized in Table 1 . Notice that the sampling time is lower than the period (20) of the sinusoidal terms of the disturbances (15), used to determine when should the signs of the variables v d1 , v d2 and v d3 be evaluated. It is important to note that the simulation is directly based on the continuous model of the five-level DCC, so no switching strategy is required.
The behavior of the system have been studied for a particular operating point, starting the simulation with unequal values of the dc-link capacitor voltages. This operation point is defined by the references v * dc and q * described in Table 1 , and also by the value of p * in steady state, which is approximated by (14). Thus, the couples of values of the look-up table for δ γ have been off-line calculated for these specific conditions of operation. Figure 6 depicts the evolution of the dc-link capacitor voltage differences. The variables v d1 and v d3 move rapidly to zero, remaining fluctuating, together with v d2 , around this value. After approximately 0.1 s, the voltage differences satisfy the condition |v di (t)| ≤ 5 V, for i = 1, 2, 3. Hence, from that moment onwards, the three state variables are kept close to zero, as it is required. Therefore, the proposed controller presents a satisfactory performance, since it avoids the uncontrolled rise of fall of the capacitor voltages.
CONCLUSIONS AND FUTURE WORK
This paper has coped with the voltage imbalance problem of the dc-link capacitors in the five-level DCC, introducing a voltage balance controller for a specific operating point of the system. The controller design has been based on the analysis of the converter model dynamics. Simulation results have illustrated the usefulness of the controller.
